

**Communication apparatus between several processors**

Publication number: EP0910021 (A1)

Publication date: 1999-04-21

Inventor(s): CORNILLON PIERRE [FR] +

Applicant(s): CIT ALCATEL [FR] +

Classification:

- international: G06F13/16; G06F15/17; G06F13/16; G06F15/16; (IPC1-7): G06F13/16; G06F13/40; G06F15/167

- European: G06F13/16A8S; G06F15/17

Application number: EP19980402566 1998101 5

Priority number(s): FR19970012960 19971016

**Also published as:**

EP0910021 (B1)

FR2770008 (A1)

ES2198670 (T3)

DE69815988 (T2)

AT244419 (T)

**Cited documents:**

US4719621 (A)

EP0747830 (A1)


EP0395416 (A2)

EP0280251 (A2)

WO9702533 (A1)

**Abstract of EP 0910021 (A1)**

The system uses specific routing devices to enable selection of local and remote memory requests to increase overall processing speed. Several processors (P11, P12, P13...) may be situated on different circuit boards (C1, C2, C3...). Each processor is connected by a local bus (BL1, BL2, BL3...) to a memory (M1, M2, M3...). For each processor there is a routing device (RC1) connected to the local bus and connected to an external bus (BE) connecting all the cards. The routing device analyses the access requests transmitted on the local bus, and determines whether data should be applied to the local memory or sent in packets on the external bus. It also analyses the packets transmitted on the external bus, and transmits a request to the local memory if a packet received on the external bus has a request for access to the local memory.

**FIG.1**Data supplied from the **espacenet** database — Worldwide